Analog switched capacitor memory devices are suitable for use in a wide range of applications where analog waveforms and signals must be captured or delayed, such as the recording of pulse echo events (RADAR, Ultrasonics) and pulse shape recording (high energy physics experiments). A switched-capacitor analog memory circuit intended for use in high-speed, low-power data acquisition systems operating at frequencies up to 700 MHz is described. The circuit can be used to measure the positions of a high energy electron beam along an accelerator, where waveforms from hundreds of beam position seflsors must be sampled at rates in excess of 500 MHz. A two-channel version of the circuit with 32 memory cells for each channel has been integrated in a 2-pm CMOS technology with poly-poly capacitors. One memory channel dissipates 0.9 mW while operating from a single +J V supply.
Introduction
Analog switched capacitor memory devices are suitable for use in a wide range of applications where analog waveforms and signals must be captured or delayed, such as the recording of pulse echo events (RADAR, Ultrasonics) and pulse shape recording (high energy physics experiments). A switched-capacitor analog memory circuit intended for use in high-speed, low-power data acquisition systems operating at frequencies up to 700 MHz is described. The circuit can be used to measure the positions of a high energy electron beam along an accelerator, where waveforms from hundreds of beam position seflsors must be sampled at rates in excess of 500 MHz. A two-channel version of the circuit with 32 memory cells for each channel has been integrated in a 2-pm CMOS technology with poly-poly capacitors. One memory channel dissipates 0.9 mW while operating from a single +J V supply.
Circuit Description
A simplified schematic of one memory channel is shown in Figure. 1. Each memory cell consists of a sampling (write) transistor (Mwi), a minimum-size read transistor (M .), and a storage capacitor. The area of a memory cell is 40 x 40 pm and is dominated by the 0.5 pF capacitor and the sampling switch (W/L.=50 pm/2 pm). Analog signals are sampled in the circuit at a high rate and the stored information is subsequently read out at a lower speed. During data acquisition, transistor MJ~J is turned on, connecting the signal to the input bus, while transistor MOrrr and the read switches M R~ through MR32 are all off, isolating the input bus. An analog signal applied at the circuit's input is sampled onto the cell capacitors Ci by sequentially turning transistors Mwl through Mw32 on and off. Samples of the input waveform at 32 discrete times are thereby stored in the memory channel. During read-out, transfer gate Mm is turned off while hW and M R~T are turned on, forcing the input bus to Vsms. M~T is then tumed off and the voltage stored in the first cell is read out by turning transistor MRI on. After the output has settled, the signal may be digitized with an external low-speed, low-power converter. After digitization MRI is tumed off and MRST is again tumed on, which forces the input bus back t o V, , , .
The cycle is repeated for all cells. The principal performance issues for the intended application are low cell-to-cell offset, gain, and sample time variations across a channel, all of which are governed by the circuit architecture and its sensitivity to the matching properties of its constituent transistors and capacitors. In the architecture presented here, the cell-tocell response variations are dominated by charge injection during turn-off of the write transistors. The resulting cell pedestals do not depend on the input signal level (as in [1] - [3] ) and can be accurately determined and then cancelled by means of either analog or digital subtraction. Furthermore, the turn-off time of the sampling switches is independent of the input signal level, eliminating the timing errors that would require extensive data correction at high sampling rates. The gain from cell to cell is insensitive to the size of the capacitors because the voltage across the capacitor, rather than the charge it stores, is sensed during readout. Only a variation in the ratio of the cell capacitance to the associated cell parasitics contributes to a cell-to-cell gain variation. addressed sequentially via a starved inverter delay chain [4] , as illustrated in Figure 2 . The sampling frequency is govemed by the inverter delay. In order to ensure a delay that is independent of process variations, a servo feedback circuit is used. A reference input signal is compared to the output of the inverter chain, and when the delay of the chain is less than the intended value, NAND gate U1 turns transistor Ml on, which in turn connects current source 11 to capacitor C,. The voltage across C, then increases, slowing the inverter chain through control vyltage V, . Likewise V, is reduced via current source 12 should the inverter chain delay exceed the desired value. "ifer gate & is added to hold V, constant during the actual sampling phase. The feedback circuit also eliminates sensitivity of the inverter chain delay to variations in temperature and supply voltage.
The readout of the analog memory is implemented with an on-chip two-phase read shift register together with logic that generates the control signals for M R~ through Mm2
Experimental Results
The performance of the memory circuit was evaluated by applying dc, sine wave, and pulse signals to the input. A linear fit to the circuit's response to dc signals across the 2.75 V input voltage range yields deviations of less than 0.1%. The measured noise floor, or RMS error, for 100 repeated samples of a constant input level was 0.3 mV (1/9,000 of full scale). The cell-tocell pedestal variation across a channel and across the full input voltage range was measured to be 5 mV RMS. The cell response variation after cell pedestal subtraction across the whole range is only 0.3 mV (noise floor), demonstrating that the sampling switch charge injection is independent of the dc input signal level and is eliminated by a simple subtraction.
The response of the memory to a I .7-V pulse with a 3-11s rise-time is illustrated in Figure 3 . The delay feedback control signal is adjusted to establish a sampling rate of 700 MHz (1.42 ns between turn-off of adjacent sampling transistors). The RMS timing jitter measured at the end of the delay chain ( A o~) is less than 1 ns, which corresponds to 31 ps per sampling interval.
The ac performance of the circuit has been evaluated by applying a free running sine wave at the analog input. The responses of 20 separate sets of measurements are then fitted to a common offset and amplitude and a free phase for each set of measurements. Figure 4 shows a plot of a fitted 2.5 Vpp amplitude 21.4 MHz sine wave to the data. Since the phase of the input signal was not synchronized to the sampling, this result is also a measure of the ac uniformity of the cells across a channel. The RMS error is 5.8 mV. The accuracy of timing for each sample is 25 ps. A separate sine wave fit to each individual measuremenl set yields an RMS error for the peak amplitude of 0.4 mV.
The performance of the analog memory is summarized in 'lbble 1.
Conclusion
The current work presents a switched capacitor analog sampling circuit in which cell pedestals are independent of the signal level, cell gains are insensitive to capacitor sizes, and the time the signal is sampled is independent of the input voltage. Sampling frequencies up to 700 MHz were achieved with a power consumption of 0.9 mW. The dynamic range is 13 bits and a 21.4 MHz sine wave was sampled at 700 MHz with an effective precision of 8 bits. ... Figure 3 . Raw pulse response of the 32 cell device. The 3 ns risetime input signal is sampled every 1.42 ns (700 MHz). Table 1 : Summary of results.
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